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Abstract: The devoted short-range communication (DSRC) is definitely an emerging method to push the 
intelligent transportation system into our daily existence. The DSRC standards generally adoptFM0 and 
Manchester codes to achieve electricity-balance, enhancing the signal reliability. Nonetheless, the coding-
diversity between the FM0 and Manchester codes seriously limits the potentialto design a completely 
reused VLSI architecture for. Inthis paper, the similarity-oriented logic simplification (SOLS) strategy is 
suggested to beat this limitation. The SOLS technique increases the hardware utilization rate from 
57.14%to 100% for FM0 and Manchester encodings. The performance of this paper is evaluated around 
the post layout simulation in Taiwan Semiconductor Manufacturing Company (TSMC).18-µm 1P6M 
CMOS technology. The utmost operation frequency is 2 GHz and 900 MHz for Manchester and 
FM0encodings, correspondingly. The ability consumption is 1.58 mW at2 GHz for Manchester encoding 
and 1.14 mW at 900 MHz forFM0 encoding. The main circuit area is 65.98 × 30.43 µm2.The encoding 
capacity of the paper can fully support the DSRC standards of the usa, Europe, and Japan. This paper 
not only evolves a completely reused VLSI architecture, but also exhibits a competent performance in 
comparison using the existing works. 
Keywords:- Dedicated short-range communication (DSRC),FM0, Manchester, VLSI. 
I. INTRODUCTION 
The devoted short-range communication (DSRC) 
[1]is really a protocol for just one- or two-way 
medium range communication specifically for 
intelligent transportation systems. The DSRC could 
be briefly classified into two groups: automobile-
to-automobile and automobile-to-kerb side. In 
automobile-to-automobile, the DSRC allows the 
message sending and broadcasting among 
automobiles for safety issues and public 
information announcement [2]. 
 
Fig.1. Block diagram of DSRC 
The safety issues include blind-place, intersection 
warning, intercars distance, and collision-alarm. 
The car-to-roadside focuses around the intelligent 
transportation service, such as electronic toll 
collection (ETC) system. With ETC, the toll 
collecting is electronically accomplished using the 
contact less IC-card platform. Furthermore, the 
ETC could be ex tended tothe payment for parking-
service, and gas-refueling.  Thus, the DSRC system 
plays a huge role in modern automobile industry. 
Top of the and bottom parts are dedicated for 
transmission and receiving, correspondingly. This 
transceiver is classified into three fundamental 
modules: micro-processor, baseband processing, 
and RF front-finish. The microprocessor interprets 
instructions from media access control to schedule 
the tasks of baseband processing and RF front-
finish. The baseband processing accounts for 
modulation, error correction, clock 
synchronization, and encoding. The RF frontend 
transmits and has got the wireless signal through 
the antenna. The DSRC standards have been in 
existence by several organizations in numerous 
nations. The data rate individually targets at 500 
kb/s, 4 Mb/s, and 27 Mb/s with carrier frequency of 
5.8 and 5.9 GHz. The modulation methods 
incorporate amplitude shift keying, phase shift 
keying, and orthogonal frequency division 
multiplexing. Generally, the waveform of sent 
signal is envisioned having zeromean for sturdiness 
issue, which is also known to asdc-balance. The 
sent signal includes arbitrary binary sequence that 
is hard to obtain electricity-balance. The purposes 
of FM0 and Manchester codes can offer the 
transmitted signal with electricity-balance. Both 
FM0 and Manchester codes are  broadly adopted in 
encoding for downlink. The VLSI architectures of 
FM0 and Manchester encoders are reviewed as 
follows. 
  
   Potle Tejaswini* et al. 
  (IJITR) INTERNATIONAL JOURNAL OF INNOVATIVE TECHNOLOGY AND RESEARCH 
Volume No.4, Issue No.4, June – July 2016, 3114 – 3116. 
2320 –5547 @ 2013-2016 http://www.ijitr.com All rights Reserved.  Page | 3115 
A. Overview of VLSI Architectures for FM0 
Encoder and Manchester Encoder 
The literature proposes a VLSI architecture of 
Manchester encoder for optical communications. 
This design adopts the CMOS inverter and also the 
gated inverter as the switch to create Manchester 
encoder. It's implemented by0.35-µm CMOS 
technology and it is operation frequency is1 GHz. 
The literature further replaces the architecture of 
switch in [4] through the nMOS device. It's 
recognized in 90-nmCMOS technology, and also 
the maximum operation frequency is as high as 5 
GHz. The literature evolves a higher-speed VLSI 
architecture almost fully reused with Manchester 
and Miller encodings for rf identification 
(RFID)programs. This design is recognized in .35-
µm CMOS technology and the utmost operation 
frequency is 200 MHz. The literature also proposes 
a Manchester encoding architecture for ultrahigh 
frequency (UHF) RFID tag emulator. This 
hardware architecture is carried out in the finite 
state machine (FSM) of Manchester code, and it is 
recognized into field-prrr-rrrglable gate array 
(FPGA) prototyping system. The utmost operation 
frequency of the design is about256 MHz. The 
same design methodology is further applied to 
individually construct FM0 and Burns encoders 
also for UHF RFID Tag emulator. Its maximum 
operation frequency is about 192 MHz. In addition, 
combines frequency shift keying (FSK) modulation 
and demodulation with Manchester codec in 
hardware realization. 
B. Options that come with This Paper 
However, the coding-diversity between both 
seriously limits the possibility to design a VLSI 
architecture that may be fully re used with one 
another. This paper proposes a VLSI architecture 
design using similarity-oriented logic 
simplification (SOLS) technique. The SOLS 
includes two core techniques: area-compact 
retiming and balance logic-operation discussing. 
The region-compact retiming relocates the 
hardware resource to reduce 22 transistors. The 
total amount logic-operation sharing efficiently 
combines FM0 and Manchester encodings with the 
fully reused hardware architecture. With SOLS 
technique, this paper constructs a completely 
reused VLSI architecture of Manchester and FM0 
encodings for DSRC programs. The experiment 
results demonstrate that this design accomplishes 
an efficient performance in comparison with 
sophisticated works. 
II. CODING PRINCIPLES OF FM0 CODE 
AND MANCHESTER CODE 
Within the following discussion, the time signal 
and also the input data are abbreviated as CLK, and 
X, correspondingly. With the above parameters, the 
coding concepts of FM0 and Manchester codes are 
talked about the following. 
A. FM0 Encoding 
For every X, the FM0 code consists of two parts: 
one for former-half cycle of CLK, A, and also the 
other one later on-half cycle of CLK, B. The 
coding principle ofFM0 shows up because the 
following three rules. 
1) If X may be the logic-, the FM0 code must 
exhibit atransition from a and B. 
2) If X may be the logic-1, no transition is 
permitted betweenA and B. 
 
Fig.2.Block diagram of FM0 encoding 
B. Manchester Encoding 
The Manchester code comes from X, CLK. The 
Manchester encoding is recognized having a XOR 
operation for CLK and X. The time has a transition 
within one cycle, and thus will the Manchester 
code regardless of what the X is. 
III. LIMITATION ANALYSIS ON 
HARDWARE UTILIZATIONOF FM0 
ENCODER AND MANCHESTER 
ENCODER 
To create an analysis on hardware usage of FM0 
and Manchester encoders, the hardware 
architectures of both are conducted first. As 
pointed out earlier, the hardware architecture of 
Manchester encoding is simply by a XOR 
operation. However, the passing of hardware 
architecture for FM0is not as easy as those of 
Manchester. How to develop the hardware 
architecture of FM0 encoding should begin with 
the FSM of FM0 first. the FSM of FM0code is 
classed into four states. A condition code is 
individually assigned to every condition, and every 
condition code includes a and B. Based on the 
coding principle of FM0. Imagine that the initial 
state is S1, and it is condition code is 11 for any 
and B, correspondingly. When the X is logic-, the 
condition-transition are required to follow both 
rules1 and three. The only person next-condition 
that may satisfy both rules. The coding-diversity 
between your FM0 and Manchester codes seriously 
limits the possibility to create a completely reused 
VLSI architecture. 
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IV. CONCLUSION 
The coding-diversity between FM0 and Manchester 
encodings causes the limitation on hardware 
utilization of VLSI architecture design. A 
limitation analysis on hardware utilization of FM0 
and Manchester encodings is discussed in detail. In 
this paper, the fully reused VLSI architecture using 
SOLS technique for both FM0 and Manchester 
encoding sis proposed. The SOLS technique 
eliminates the limitation on hardware utilization by 
two core techniques: are a compact retiming and 
balance logic-operation sharing. The area-compact 
retiming relocates the hardware resource to reduce 
22 transistors. The balance logic-operation sharing 
efficiently combines FM0 and Manchester 
encodings with the identical logic components. 
This paper not only develops a fully reused VLSI 
architecture, but also exhibits a competitive 
performance compared with the existing works. 
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